Abstract-
very expensive devices. The XFEL should work continuously for over 20 years with only a one day break per month for maintenance. In order to meet such demanding requirements, the lifetime of the tube should last in excess of 60 000 h. Such a long lifetime is not always easy to achieve. Another problem is the stability of work of the klystron. In the case of the free electron laser in Hamburg (FLASH) accelerator in DESY [2] , 40%-50% of the accelerator downtime is caused by klystrons and modulators [3] . Detection of events in MBK and reaction to them is a key in reducing the failure time.
There are a few factors which can reduce the lifetime and decrease the stability of the tube. Some of the main factors are as follows:
• RF breakdowns (may damage the cavity surface and can pollute the RF window, which increases the reflected power); • high RF reflections due to a breakdown somewhere in the waveguide system (may lead to beam loss); • work in deep saturation (may lead to beam loss and bad vacuum); • gun arc (damages the cathode and anode surfaces and can pollute the high voltage (HV) insulator and the cathode); • high vacuum level in the tube (can cause RF breakdown in one of the klystron cavities or HV breakdown in the gun area of the klystron). To prevent the occurrence of these destructive factors, a fast interlock is required. The klystron lifetime management (KLM), developed at DESY, is precisely such a fast interlock and measurement system. The main task of this system is to monitor signals available from klystrons and react when the klystron parameters are over the permissible values. It is done mainly by comparing measured values with values estimated from the model. When the difference between the measured and estimated values reaches a set threshold, an error is reported. The occurrence of such an event is indicated by the interlock signal that switches OFF the klystron drive signal. In order to prevent any potential damage of the klystron, the system should react as fast as possible.
The KLM protection system was integrated with the low-level RF (LLRF) system for XFEL [4] . It was implemented in the micro telecommunications computing architecture (MTCA.4 architecture). Its current version uses the same components as the LLRF system. All algorithms for model estimation were implemented in field-programmable gate array (FPGA). Almost all tests and measurements of the 0018-9499 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. system were carried out on the klystron test stand, where klystrons have been tested before installation at the XFEL tunnel [5] . Data and events are taken from the MBK TH1802 produced by Thales.
II. SYSTEM OVERVIEW There are six RF and four analog signals available from each klystron. Two of the RF signals are the forward and reflected power signals from the directional coupler (DC) installed between the output of the preamplifier and the klystron input cavity. The other four RF signals are the forward and reflected power from high-power DCs installed in each of the klystron's arms. Two of the analog signals are the klystron cathode voltage and cathode current waveforms obtained from the capacitive HV divider and the Rogowski coil, respectively. Both of them are installed near the klystron gun, inside of the connection module. These two signals are used for measuring the real saturated klystron power, the longtime klystron cathode emission, and the partial discharge levels in the HV system. The third of the analog signals is the value of the current in one of the HV power supply (PS) units for the klystron vacuum pumps. The last of the analog signals is the sum of two output signals of the light spark detectors installed near the klystron output windows. RF signals are used mainly for the detection of events. All available signals are connected to KLM, and KLM has only one output signal that controls the RF gate. The diagram of the klystron with connected signals is presented in Fig. 1 .
The LLRF system, which is a feedback controller stabilizing field in the cavities, generates the klystron drive signal. In XFEL, this system was implemented in the MTCA.4 architecture. Due to available space in the LLRF crate, and because KLM controls the RF drive signal, we decided that the KLM and LLRF systems will be integrated into one crate. KLM consists of a pair of a rear transition module (RTM) and an advanced mezzanine card (AMC) which down-convert and digitize signals from the klystron.
In general, the XFEL LLRF crate consists of: six pairs of down-converter and digitizer boards for the detection of a field in the cavities, a main controller with the vector modulator for the up conversion and generation of the drive signal, the CPU for the front end application and high-level control, a timing board for providing a trigger, the master protection system, and Fig. 2 .
III. PROTECTION FUNCTIONS
The protection functions are determined on the basis of available signals from the klystron. They are as follows.
• Reflection amplitude check (detects excessive reflection power at the output that may lead to beam losses).
A high reflection at the input can appear because of RF breakdown.
• Correspondence of input and output forward power (detection of RF breakdown inside the tube that can destroy cavity surfaces and pollute the ceramics of the RF window).
• Excessive input amplitude (saturation check).
• The level of the light spark signal in the area between the klystron output RF windows and the high-power DC is too high.
• The vacuum level in the tube is too high (stop the RF input or stop the HV depending on the measured vacuum level inside the klystron).
• HV breakdown (voltage drop). Protection functions can be written in the form of simple equations.
A. Reflection Limitation
The reflection amplitudes at the input (A Rin ) and outputs (A R1 , A R2 ) of the klystron are checked, and if they exceed the threshold values, an error will appear. The error conditions are
where A R1LIM , A R2LIM , A RinLIM are the limit values for reflection amplitudes. The limiting levels are related to the maximum allowed voltage standing-wave ratio on the corresponding channel and are defined as functions of the forward amplitude (A F x )
(2)
B. Forward Check
The forward amplitude at the klystron output is checked and compared with its expected value. If the difference exceeds a protection level, the error will appear
where A FLIM is the maximum allowed difference between the expected and measured amplitudes, A OVS is the sum of the output amplitudes at arm one (A F 1 ) and arm two (A F 2 ) of the klystron, normalized by coefficient 1/2
The expected amplitude (A OEXP ) is a function of the input amplitude (A in ) and the klystron HV (U H )
Protection against work in deep saturation is ensured by reporting too high input amplitude
where A SAT is the input amplitude value for which the klystron starts working in deep saturation.
IV. KLYSTRON MODEL Klystrons are highly nonlinear devices. An adequate model of the klystron is required for a calculation of the expected forward amplitude at the klystron output (3) and (5) and for the estimation of the maximum of the reflected wave amplitude (2).
A. Reflection Amplitudes
The reflection wave appears when the transmission line has a different impedance than the klystron impedance. During normal stable work, the impedance at the klystron's input and outputs should not change. Maximum reflection can be calculated from the reflection coefficient defined as
where V ref is the reflection voltage, V for is the forward voltage, Z L is the load impedance, and Z 0 is the source impedance. At the klystron output, Z L is the waveguide impedance and Z 0 is the klystron impedance. The waveguide impedance may change due to the RF breakdown in the waveguide system. The breakdown may be represented as a short circuit, for which Z L ∼ = 0 and from (7)
At the klystron input, Z 0 is the preamplifier impedance and Z L is the total input cavity impedance, which depends on the cavity and beam impedance [7] . This means that disturbance or lack of the beam causes change in the input impedance and results in an increase of the reflected power.
From (7), we can see that the reflection voltage is proportional to the forward voltage. The results of experiments confirmed that for stable operations at the klystron output and input the reflection amplitude is approximately a linear function of the forward amplitude (Fig. 3) .
The function of the reflection limit can be defined as follows:
where a is the reflection coefficient and b is an offset for a given protection level.
B. Expected Forward Output Amplitude
The MBK amplitude-to-amplitude (AM/AM) conversion can be characterized by the modified Rapp's model that models amplitude distortions but no phase distortions. The Rapp's model can be used for systems that behave linearly up to the saturation point [8] . It uses three main parameters: saturation amplitude ( p 0 ), signal gain of the amplifier ( p 1 ), and parameter ( p n ) that controls smoothness of transition from the linear to nonlinear region. The general expression describing AM/AM conversion of the klystron for a constant voltage, with additional coefficients ( p 2 , p 3 ) that define a drop in the over-saturation region, is as follows [9] :
The characteristics of MBK and the fit model for one klystron voltage are presented in Fig. 4 . The maximum input and output amplitudes are normalized to one.
Measurements for various voltages show that parameters p 1 and p 2 , p 3 change approximately linearly with the measured voltage in the operating point range (see Fig. 5 ). In our case, there is no output offset and for A in = 0, A OEXP = 0,
Taking into account all relations, the following formula for the estimation of the output amplitude can be used:
Model parameters p i are estimated according to the measured characteristics of the klystron. For the best possible fitting, it is required to run the klystron scan for a minimum of three different voltages. The klystron scan is a set of measured values of the input amplitude, the sum of the output amplitudes, and the voltage for various input amplitudes in the range from zero to the saturation point. All values are normalized to one, where one means the maximum possible measured value on analog to digital converter (ADC).
Fitting of parameters p i in (10) is realized by solving the problem of the nonlinear least squares curve fitting. In order to obtain an optimal solution to this problem a definition of a starting point for the fitting function is required. In our case, we estimate parameters p i for the linear part of the characteristic, which leads to solution of the following simple linear equation: The fit model based on measurements for three various voltages and its comparison with real signals is presented in Fig. 6 .
The parameters of the model were estimated for three klystrons and for 20 various operating voltages for each one. Experiments have shown that in some ranges the model fits better than in others. For higher voltages, there appear nonlinearities that are not included in the model. For lower voltages, the parameters also do not change exactly linearly with the voltage (Fig. 5) . For this reason, it is difficult to fit parameters so as to ensure a constant error level in the entire range of voltages. Therefore, it is important to select proper voltages enabling the estimation of the parameters with an acceptable error in the operating voltage range. The relative error between the estimated amplitude calculated from the approximated model and the measured values in the function of the input amplitude is presented in Fig. 7 . As we can see, the maximum relative error is smaller than 2% of the amplitude level for all voltages. This error level determines a minimum protection threshold for detection of events and is acceptable for the system.
V. FPGA IMPLEMENTATION
In modern control systems, FPGAs are used to process digital signals. They create the possibility to implement sophisticated algorithms with minimal latency and high data throughput. This section will describe the blocks used for the detection of events. All algorithms have been implemented in FPGA and were optimized for lower latency. Current implementation is done on an SIS8300L board Virtex6 (xc6vlx130t) FPGA chip. All calculations are pipelined. The dedicated Xilinx DSP48E1 slices [10] were used to perform additions and multiplications in the algorithm implementation. The arithmetic is done using fixed point number representation in the format: s : m : f where s represents the number of sign bit, m is the number of integer bits, and f is the number of fractional bits. The detection of events is divided into a few main blocks, which are presented in Fig. 8 .
A. Field Detection
For field detection, the non-IQ digital demodulation is used [11] . From the I and Q signals, the amplitude can be calculated using the CORDIC algorithm. Such a solution is characterized by not only high precision but also high latency. To reduce delay, the amplitude ( A) of the signal is calculated in two steps. First, we calculate the square of the amplitude using I and Q components, and next we estimate the square root of this value applying interpolation
In our system, the sampling frequency (SF) equals 81 MHz and the internal frequency (IF) equals 54 MHz. For IF and SF frequencies, the fastest way to calculate samples of the square of the amplitude is to use the formula [12] 
where
are the consecutive samples of the ADC output. The input ADC data have 16 b. Three clock cycles are required to calculate 32-b number representing the square of the amplitude. The square root is estimated using the linear interpolation of the square root function that is implemented on two look-up tables (LUT). The interpolator is given by the formula
where a(x q ) = √ x q / x q and b(x q ) = √ x q are the parameters of function of the discrete variable √ x q , where x q is the amplitude, and are given by LUT. Choosing a large number of interpolation points, we can reduce the error but it requires bigger tables and more resources, which can be a limiting factor. A compromise between the error value and available resources has to be taken. In Fig. 9 , the relationship between the percentage errors of calculations and the number of interpolation points is illustrated. We can observe that we obtain the biggest errors for small amplitudes. This limits the operating range for really small amplitudes. To reduce the possibility of false alarms, a proper adjustment of the signal level to the operating range is required.
Each RF signal has a dedicated field detection module. Calculations of the amplitude are carried out in parallel for all channels. There are six modules in total. The block diagram of the amplitude detector is shown in Fig. 10 .
B. Filters
The klystron bandwidth equals 6 MHz and is smaller than the bandwidth of sampled data that equals 41 MHz. To reduce noise and avoid detection of false alarms, it is necessary to apply low pass filters (LPF). For reasons of low latency, they have been implemented as a simple moving average over four samples. For all signals the same filter defined by the formula
has been applied, where
are the successive amplitude samples.
C. Online Model Estimation
The estimation of the model is based on relatively complex formula (10) . In FPGAs, calculation of divisions and powers is difficult to implement and very time-consuming. In applications requiring low latency this creates an essential problem. To overcome these difficulties, it is much more suitable to interpolate some specified part of formula (10) . Calculations are then much faster, and the interpolation error does not affect the whole estimation error significantly. For the aims of implementation, formula (10) can be written in the form
where I denotes a linear interpolator of function
The block diagram for the calculation of the estimated amplitude is presented in Fig. 11 Fig. 12 . The relative percentage error of calculations of the estimated amplitude for various numbers of interpolation points is presented in Fig. 13 .
D. Error Detection
The error detection module is implemented as a set of 18-b comparators that implement inequalities (1), (3), and (6). The results of comparison are latched and kept until the next pulse. 
E. Delay Estimation
The total delay of the digital part of the system can be estimated taking into account implementation details. It is estimated to be around 380 ns. The delay of particular modules and the total delay of the FPGA and digital parts are provided in Table I .
VI. RESULTS
In this section, the examples of errors detected by the system are discussed. The verification of implementation and measurements of the klystrons were performed on the specialized klystron test stand. Events are from the MBK TH1802 produced by Thales.
A. Online Model Estimation
The verification of online model calculations was carried out by comparing the estimated amplitude with the sum of the forward output amplitudes during RF pulse. Tests were performed for various voltages and various levels of the input amplitude. Measured and estimated amplitudes obtained during the stable operation are presented in Fig. 14 .
Many experiments show that in specific operation ranges the klystron can manifest nonlinearities that are not included in the model. Nevertheless, differences between values estimated on the basis of the model and measured values do not exceed 2%. This is fully acceptable for the protection system. The errors of the output amplitude for various klystron operating points, also during detected events, are presented in Fig. 15 .
B. Event Detection
During the operation of the klystron, a number of events were identified. When an event is detected all data are stored on the hard drive for further analysis. There are three main types of events: RF breakdown (Fig. 16) , high reflection at the output (Fig. 17) , and high reflection at the input (Fig. 18) . Point 0 on the time axis denotes the instant when an event was detected in FPGA, and the RF driving signal was switched OFF.
C. Reaction Time
The reaction time on events is one of the most important parameters for each fast interlock system. In order to calculate the delay of the digital loop in our system, the delay time was estimated and then measured. From an event at the ADC input to the signal on the interlock line about 400 ns elapse. When we take into account all analog components of the system, cables, mixers, and the amplifier, the total reaction time is about 500-600 ns. The total delay can be estimated from the amplitude curves demonstrated in Figs. 16-18 . For example, in Fig. 16 , we can observe that the event occurs around 200 ns before it was detected in FPGA. The RF drive (forward in) signal is switched OFF around 300 ns after its detection. This gives around 500 ns of total delay. VII. SUMMARY In this paper, the protection and measurement KLM system for klystrons was presented. The system was successfully implemented and integrated with the LLRF system. Its implementation was tested on the specialized klystron test stand. The mathematical formulas for the protection system and the klystron model estimation were derived. The signal processing architecture was also described. The KLM system can properly detect various kinds of error events: RF breakdown as well as a high reflection power at the output and input. The experiments confirmed that the KLM system reacts properly to all events and switches OFF the RF drive signal with a delay of around 500 ns.
